Pulse Skipping Modulated DC to DC Step Down Converter Under Discontinuous Conduction Mode

Ramamurthy S, Ranjan P V And Raghavendiran T A

Abstract—Reduced switching loss favours Pulse Skipping Modulation mode of switching dc-to-dc converters at light loads. Under certain conditions the converter operates in discontinuous conduction mode (DCM). Inductor current starts from zero in each switching cycle as the switching frequency is constant and not adequately high. A DC-to-DC buck converter is modelled and simulated in this paper under DCM. Effect of ESR of the filter capacitor in input current frequency components is studied. The converter is studied for its operation under input voltage and load variation. The operating frequency is selected to be close to and above audio range.

Keywords—Buck converter, Discontinuous conduction mode, Electromagnetic Interference, Pulse Skipping Modulation.

I. INTRODUCTION

Switching DC-to-DC buck converters find application where a source voltage is higher than that required by the load. A buck regulator operates with higher efficiency and maintains the output voltage at desired level and used when there are possibilities of variations in input voltage or load. In a voltage mode PWM controller, the duty cycle is altered, based on error between set voltage and measured output voltage so that the output voltage of the converter is very nearly equal to the desired value [1]. The resulting PWM voltage wave is filtered with LC network to derive the required DC voltage.[2]. Apart from maintaining the line and load regulations low, it is also desirable to retain the losses low especially in portable applications with energy-limited sources. It is desirable that the efficiency is kept high throughout the operating range. Efficiency of PWM switching regulators is in general high compared to linear regulators but not constant over the entire load range [3]. Efficiency of a PWM regulator at light load is considerably less in comparison with that at near full load conditions. The problem is pronounced at low voltage portable applications. Various topologies and methods of control were suggested and synchronous buck topology with ZVS technique is suggested for minimizing switching losses [4] - [6]. The Efficiency of synchronous converter can be further improved with low side MOSFET device that includes Schottky diode integrated [7].

II. PULSE SKIPPING MODULATED BUCK CONVERTER

A pulse skipping modulated buck converter shown in Fig.1, essentially consists of a MOSFET switch, a diode, an inductor L, and a capacitor C. L and C filter out the ripple and designed suitably so that the LC filter cut off frequency is well below the switching frequency. The feedback circuit consists of a PSM control logic, which allows the pulse generated by the clock if actual voltage is below a lower threshold value and skips pulses if the actual voltage goes above the upper threshold value.

The clock pulse generated is a constant frequency constant width (CFCW) pulse. MOSFET switch is ON when the clock pulse is applied over a fixed duration of time depending on duty cycle of the clock and the inductor current rises linearly.
The switch is OFF for the remaining period of the cycle and the current drops to a lower value. In the case of discontinuous conduction the current drops to zero and remains zero till the next cycle. In the case of continuous conduction mode it drops to a lower value, which is higher than the initial value of the cycle. Alternately permitting p pulses and skipping q pulses maintain the output voltage at a value between upper and lower reference values. The waveforms are shown in Fig.2 for discontinuous conduction.

![Fig. 2 Waveforms of Inductor current, output voltage, and gate pulses for a PSM converter.](image)

### III. PSM CONTROL LOGIC

As shown in Fig 3 the output voltage v0 is compared with lower and upper threshold values. When v0 drops lower than Vlt lower comparator output sets the flip-flop making Q HIGH. This in turn makes Q output of the D flip-flop HIGH by the next clock cycle and the clock pulses are applied to the switch through the AND GATE from then on. When v0 rises and goes higher than Vut, upper comparator output resets the flip- flop making Q LOW that in turn makes D input LOW. This makes D flip flop output LOW from next clock cycle and the clock pulses do not pass through AND GATE and hence the pulses are not applied to the switch and are skipped till v0 again becomes less than Vlt. This way the output voltage is maintained at a value close to the reference value.

![Fig 3 Control Logic](image)

### IV. MODELING OF PSM CONVERTER UNDER DCM

The converter is assumed to work in discontinuous Conduction Mode (DCM). The converter can be modeled using State Space Averaging technique \[12\], \[13\]. Let for p cycles the clock pulses are applied and for q cycles the pulses are skipped for a particular load resistance R and input voltage Vin. The duration pT is known as charging period and the duration qT is known as skipping period. During the charging period, in each cycle the switch is ON for duration equal to D1T and OFF for duration equal to \( (1 - D1) \) T. During this period inductor current drops to zero in D2T and hence the current is zero during the remaining \( (1 - (D1 + D2)) \) T. During the skipping period the switch is OFF throughout as the pulses are not applied and skipped.

The state space equations, assuming discontinuous conduction mode with \( rC << R \) are obtained as:

During charging period,

\[
\begin{align*}
\dot{x} &= A_1 x + B_1 u & 0 \leq t \leq D_1 T \\
y &= C_1 x
\end{align*}
\]

\[
\begin{align*}
\dot{x} &= A_2 x + B_2 u & D_1 T \leq t \leq (D_1 + D_2) T \\
y &= C_2 x
\end{align*}
\]

\[
\begin{align*}
\dot{x} &= A_3 x + B_3 u & (D_1 + D_2) T \leq t \leq T \\
y &= C_3 x
\end{align*}
\]

Where,

\[
A_1 = A_2 = A = \begin{bmatrix}
-rC & -1 \\
L & 0 \\
\end{bmatrix}
\]

\[
A_3 = 0
\]

\[
x = \begin{bmatrix}
i_L \\
v_C
\end{bmatrix}
\]

\[
u = \begin{bmatrix}
V_{in} \\
i_0
\end{bmatrix}
\]

\[
y = \begin{bmatrix}
v_0 \\
i_{in}
\end{bmatrix}
\]

\[
B_1 = \begin{bmatrix}
1 & 0 \\
-rC & 0 \\
\end{bmatrix}
\]

\[
B_2 = \begin{bmatrix}
0 & rC \\
0 & -1
\end{bmatrix}
\]
Defining Modulation Factor $M$,

$$M = 1 - \frac{f_a}{f}$$

(16)

$$f_a = \frac{p}{p + q}$$

(17)

Where,

$f_a$ – Actual frequency of switch

$f$ – Clock frequency

After State Space Averaging,

$$\dot{x} = \left[1 - M \right] A \left[ D_1 + D_2 \right] x + \left[1 - M \right] B \left[ D_1 + \left( B_2 - B_3 \right) D_2 \right] + B_3 u$$

(18)

$$y = r C \left[ D_1 + D_2 \right] 1 x$$

(19)

V. SIMULATION

Simulation of the PSM DC-DC buck converter was carried out with the following parameters. $V_{in} = 12V$ to $20V$, $V_0 = 5V$, $L = 16\mu \text{H}$, $C = 470\mu \text{F}$, $\text{ESR} = 5 \text{m} \Omega$, $f = 40 \text{KHz}$.

Pulse skipping increased to regulate the output voltage with increase in input voltage as shown in Fig. 4.

Load was decreased by a step from 0.5A to 0.25A and the output voltage is shown in Fig. 5. Pulses skipped increased, as load was decreased to regulate the voltage. The ripple of the output voltage was higher as input voltage was increased. A similar response was observed when the load was decreased.

Input current harmonic spectrum of the PWM converter is shown in Fig 6 and that of PSM converter is shown in Fig 7 for comparison purpose for the same input voltage and load.

PSM converter exhibits better EMI performance [14] with individual frequency components smaller than those of PWM converter. In the case of PSM converter harmonic components are spread over a wide band of frequencies lowering the average value of the peaks of currents. Due to reduction in average frequency with pulse skipping at light loads there are components entering into audio frequency range as shown in Fig 7 which may result in audible noise interference, which can be avoided through filtering along with proper selection of switching frequency.

$$B_3 = \begin{bmatrix} 0 & 0 \\ 0 & -\frac{1}{C} \end{bmatrix}$$

(12)

$$C_1 = \begin{bmatrix} r & 1 \\ 1 & 0 \end{bmatrix}$$

(13)

$$C_2 = \begin{bmatrix} r & 1 \\ 0 & 0 \end{bmatrix}$$

(14)

$$C_3 = \begin{bmatrix} 0 & 1 \\ 0 & 0 \end{bmatrix}$$

(15)
Fig. 7. Input Current Harmonic Spectrum - PSM Converter

Fig. 8. Input Current Harmonic Spectrum - Audio Frequency Range – PSM Converter

Fig 8 shows the frequency components of input current over 0 to 40 kHz for filter capacitor ESR of 5 mΩ. Increase in ESR decreases the number of components in audio range but switching frequency harmonic components were found to be higher in magnitude.

VI. CONCLUSION

Pulse Skipping Modulated Buck converter was modeled and simulated under discontinuous conduction mode. Response of the converter for input voltage and load step variation was studied. The converter response to changes was quick and the PSM controlled converter regulated the output voltage over the entire range of input voltage intended for operation. Increase in input voltage was followed by increase in Inductor current peak value and was considerably high. With ESR not neglected the output voltage ripple increases Input current harmonic spectrum was studied and compared with that of PWM controlled Converter. PSM converter has a well spread out spectrum, with individual component peak values less in amplitude, making its EMI performance better than that of PWM controlled converter. But there are frequency components entering into audio frequency range due to the average frequency of switching being lower with pulse skipping, if the switching frequency is selected to be just above the audio range. ESR of the capacitor affects the spread of frequency components and their magnitude. Number of components decrease with increase in their magnitude.

REFERENCES


