Microprocessors Flag Register

Outline of the Lecture

- Flag Registers and bit fields
- 80x86 addressing modes.

FLAG REGISTERS AND BIT FIELDS

Flag Register and ADD instruction

The flag bits affected by the ADD instructions are: CF, PF, AF, ZF, SF and OF. The OF will be studied in Chapter 6.

Ex: Show how the flag register is affected by the addition of 38H and 2FH.

Solution:	MOV BH,38H		;BH=38H	
	ADD BH,2FH		;BH = BH + 2F = 38	3 + 2F = 67H
		38	0011	1000
	+_	2F	<u>0010</u>	1111
		67	0110	0111
CF = 0 since	e there is no carry beyond	d d7		

PF = 0 since there is odd number of 1's in the result

AF = 1 since there is a carry from d3 to d4

ZF = 0 since the result is not zero

SF = 0 since d7 of the result is zero

Ex: Show how the flag register is affected by the following addition

Solution:	MOV ADD	AX,34F5H AX,95EBH		;AX =34F5H ;AX = CAE0H	I			
		+_	34F5 95EB CAE0		$ \begin{array}{r} 0011 \\ \underline{1001} \\ 1100 \end{array} $	0100 0101 1010	1111 1110 1110	0101 1011 0000

CF = 0 since there is no carry beyond d15 PF = 0 since there is odd number of 1s in the lower byte AF = 1 since there is a carry from d3 to d4 ZF = 0 since the result is not zero SF = 1 since d15 of the result is 1

> Note that the MOV instructions have no effect on the flag (Explain on the existing example)

Use of zero flag for looping

Zero flag is used to implement the program loops. Loop refers to a set of instructions that is repeated a number of times.

The following example shows the implementation of the loop concept in the program which adds 5 bytes of data.

Ex:		MOV CX,05 MOV BX,0200H	; CX holds the loop count ; BX holds the offset data address
		MOV AL,00	; initialize AL
	ADD_LP:	ADD AL,[BX]	; add the next byte to AL
		INC BX	; increment the data pointer
		DEC CX	; decrement the loop counter
		JNZ ADD_LP	; jump to the next iteration if the counter not
zero			

<u>4</u> 80x86 Addressing Modes

The CPU can access operands (data) in various ways, called addressing modes. In 80x86 there are 7 addressing modes

- 1. register
- 2. immediate
- 3. direct
- 4. register indirect
- 5. based relative
- 6. indexed relative
- 7. based indexed relative

<u>1. Register addressing mode:</u>

- involves the use of registers
- > memory is not accessed, so faster
- > source and destination registers must match in size.

Ex:	MOV BX,DX	
	MOV ES,AX	
	ADD AL,BH	
	MOV AL,CX	;not possible

2. Immediate addressing mode:

source operand is a constant

> possible in all registers except segment and flag registers.

Ex:	MOV BX,1234H	; move 1234H	into BX
	MOV CX,223	; load the decir	nal value 625 into CX
	ADD AL,40H	; AL=AL+33H	
	MOV DS,1234H	;illegal	(ask what to do)

3. Direct addressing mode:

> address of the data in memory comes immediately after the instruction operand is a constant

> The address is the offset address. The offset address is put in a rectangular bracket

Ex: MOV DL,[2400] ; move contents of DS:2400H into DL

Ex: Find the physical address of the memory location and its content after the execution of the following operation. Assume DS=1512H

Physical address of DS:3518 => 15120+3518=18638H The memory location 18638H will contain the value 99H

4. Register indirect addressing mode:

- > The address of the memory location where the operand resides is held by a register.
- > SI, DI and BX registers are used as the pointers to hold the offset addresses.

> They must be combined with DS to generate the 20-bit physical address

Ex:	MOV AL,[BX]	; moves into AL the contents of the memory location pointed to by DS:BX
Ex:	MOV CL,[SI] MOV [DI],AH	; move contents of DS:SI into CL ; move the contents of AH into DS:DI

5. Based relative addressing mode:

> BX and BP are known as the base registers. In this mode base registers as well as a displacement value are used to calculate the *effective address*.

> The default segments used for the calculation of Physical address (PA) are DS for BX, and SS for BP.

Ex:	MOV	CX,[BX]+10	; move DS:BX+10 and DS:BX+11 into CX ; PA = DS (shifted left) +BX+10
		 No hig The CX BX 	te that, the content of the low address will go into CL and the h address contents will go into CH. ere are alternative coding: MOV CX,[BX+10], MOV C,10[BX] (+10 is <i>effective address</i>
Ex:	MOV	AL,[BP]+5	; $PA = SS$ (shifted left) +BP+5

6. Indexed relative addressing mode:

> Indexed relative addressing mode works the same as the based relative addressing mode.

> Except the registers DI and SI holds the offset address.

Ex:	MOV DX,[SI]+5	;PA=DS(shifted left)+SI+5
	MOV CL,[DI]+20	;PA=DS(shifted left)+DI+20

7. Based Indexed addressing mode:

> The combination of the based and indexed addressing modes.

> One base register and one index register are used.

Ex:	MOV CL,[BX][DI]+8	;PA=DS(shifted left)+BX+DI+8
	MOV CH,[BX][SI]+20	;PA=DS(shifted left)+BX+SI+20
	MOV AH,[BP][DI]+12	;PA=SS(shifted left)+BP+DI+12
	MOV AL,[BP][SI]+29	;PA=SS(shifted left)+BP+SI+29

Alternative coding MOV CL,[BX+DI+8] MOV CL,[DI+BX+8]

Offset Registers for various Segments

Segment register	CS	DS	ES	SS	
Offset register(s)	IP	SI, DI, BX	SI, DI, BX	SP, BP	
<u>Segment Override:</u> MOV AL,[BX]	DS:BX	however	МО	√ AL,ES:[ŀ	3X]
MOV AX,[BP]	SS:BP	however	MOV	V AX,DS:[BP]

Source: http://opencourses.emu.edu.tr/pluginfile.php/828/mod_resource/content/0/Lecture_Notes/eee410_Lecture5.pdf