



MONOLITHIC PHASE LOCKED LOOPS (PLL IC 565)

Pin Configuration of PLL IC 565:



Basic Block Diagram Representation of IC 565



The signetics NE/SE 560 series is monolithic phase locked loops. The SE/NE 560, 561, 562, 564, 565 & 567 differ mainly in operating frequency range, power supply requirements & frequency & bandwidth adjustment ranges. The important electrical characteristics of the 565 PLL are,

- Operating frequency range: 0.001Hz to 500 KHz.
- Operating voltage range: ± 6 to ± 12 v
- Input level required for tracking: 10mv rms min to 3 Vpp max
- Input impedance: 10 K ohms typically.
- Output sink current: 1mA
- Output source current: 10 mA
-

The center frequency of the PLL is determined by the free running frequency of the VCO, which is given by

$$f_{OUT} = \frac{1.2}{4R_1C_1} \text{ Hz} \text{-----(1)}$$

where R1&C1 are an external resistor & a capacitor connected to pins 8 & 9.

- The VCO free-running frequency f_{OUT} is adjusted externally with R1 & C1 to be at the center of the input frequency range.
- C1 can be any value, R1 must have a value between 2 k ohms and 20 K ohms.
- Capacitor C2 connected between 7 & +V.
- The filter capacitor C2 should be large enough to eliminate variations in the demodulated output voltage in order to stabilize the VCO frequency.
- The lock range f_L & capture range f_c of PLL is given by,

$$f_L = \pm \frac{8 f_{out}}{V} \text{ Hz} \text{-----(2)}$$

Where f_{OUT} = free running frequency of VCO (Hz)


$$V = (+V) - (-V) \text{ volts}$$

$$f_L$$

$$f_c = \pm \left[\text{-----} \right]^{1/2} \text{-----(3)}$$

$$(2\pi)(3.6)(10^3)C_2$$

The circuit diagram of LM565 PLL



Source : <https://aihteenotes.files.wordpress.com/2014/07/lic-notes.doc>