

# Loosely Coupled Configuration and Bus Allocation Schemes

## 3.3 Loosely Coupled Configuration:

- has shared system bus, system memory, and system I/O
- each processor has its own clock as well as its own memory (in addition to access to the system resources, such as the system clock)
- clocks are of similar frequency, but asynchronous towards each other
  
- Used for medium to large multiprocessor systems
- Each module is capable of being the bus master
- Any module could be a processor capable of being a bus master, a coprocessor configuration or a closely coupled configuration.
- No direct connections between the modules. Each share the system bus and communicate through shared resources.
- Processor in their separate modules can simultaneously access their private subsystems through their local busses, and perform their local data references and instruction fetches independently. This results in improved degree of concurrent processing.
- Excellent for real time applications, as separate modules can be assigned specialized tasks.

## ADVANTAGES:

- high system throughput can be achieved by having more than one CPU.
- The system can be expanded in modular form. Each bus master module is an independent unit and normally resides on a separate PC board. One can be added or removed without affecting the others in the system.
- A failure in one module normally does not affect the breakdown of the entire system and the faulty module can be easily detected and replaced
- each bus master has its own local bus to access dedicated memory or IO devices so a greater degree of parallel processing can be achieved.

## PROBLEMS:

- Bus Arbitration (contention): Make sure that only 1 processor can access the bus at any given time
- must synchronize local and system clocks for synchronous transfer
- requires control chips to tie into the system bus

## Processor Bus Access:

- Needs some kind of priority allocation
- Output a Bus Request >BRQ= to request the bus >> BRQ line goes to some controller
- Input a Bus Grant >BGR= to gain access to bus >> BGR line from some controller
- Output a Bus Busy >BBSY= signal to hold the bus


## Clocking:

- take both clocks and derive a common clock (ie: local clock & system clock)
- or
- take leading edge of one of the clocks >> can alternate or change for each individual operation (clock will jitter)

## Bus Allocation Schemes :


### *Daisy Chaining:*

- Need a bus controller to monitor bus busy and bus request signals
- Sends a bus grant to a Master >> each Master either keeps the service or passes it on
- Controller synchronizes the clocks
- Master releases the Bus Busy signal when finished




**Polling:**

- Controller sends address of device to grant bus access
  - Can use priority resolution here:
    - memory= highest priority
  - Highest priority is granted first, if it does not respond, then a lower priority is granted, and so on until someone accepts
- (ie: one request line, 3-bit grant line)



**Independent:**

- Each master has a request and grant line
- Now just a question of priority
- Could have fixed priority, rotating priority, etc.
  - usually fixed because memory is desired to be the highest priority
- Synchronization of the clocks must be performed once a Master is recognized
- Master will receive a common clock from one side and pass it to the controller which will derive a clock for transfer
- Can accurately predict calculations (since memory is always the highest priority)



Source : <http://nprcet.org/e%20content/Misc/e-Learning/IT/IV%20Sem/CS%202252-Microprocessors%20and%20Microcontrollers.pdf>