CMOS FABRICATION

When we need to fabricate both nMOS and pMOS transistors on the same substrate we need to follow different processes. The three different processes are, P-well process , N-well process and Twin tub process.

1.4.1 P-WELL PROCESS:

Figure 9. CMOS Fabrication (P-WELL) process steps.
The p-well process starts with a n type substrate. The n type substrate can be used to implement the pMOS transistor, but to implement the nMOS transistor we need to provide a p-well, hence we have provided the place for both n and pMOS transistor on the same n-type substrate.

Mask sequence.

Mask 1:
Mask 1 defines the areas in which the deep p-well diffusion takes place.

Mask 2:
It defines the thin oxide region (where the thick oxide is to be removed or stripped and thin oxide grown)

Mask 3:
It’s used to pattern the polysilicon layer which is deposited after thin oxide. Mask 4: A p+ mask (anded with mask 2) to define areas where p-diffusion is to take place.

Mask 5:
We are using the –ve form of mask 4 (p+ mask) It defines where n-diffusion is to take place.

Mask 6:
Contact cuts are defined using this mask.

Mask 7:
The metal layer pattern is defined by this mask.

Mask 8:
An overall passivation (over glass) is now applied and it also defines openings for accessing pads.

The cross section below shows the CMOS pwell inverter.

![CMOS inverter (P-WELL)](http://elearningatria.files.wordpress.com/2013/10/ece-v-fundamentals-of-cmos-vlsi-10ec56-notes.pdf)

Source: [http://elearningatria.files.wordpress.com/2013/10/ece-v-fundamentals-of-cmos-vlsi-10ec56-notes.pdf](http://elearningatria.files.wordpress.com/2013/10/ece-v-fundamentals-of-cmos-vlsi-10ec56-notes.pdf)