

# LOW LEAKAGE NANOSCALED SOURCE AND DRAIN OVER INSULATOR FINFET WITH UNDERLAP AND HIGH K DIELECTRIC

SARIKA BUKKAWAR

Electrical Department, V.J.T.I. Matunga,  
Mumbai-19,  
Maharashtra , India

sarika\_bukkawar@hotmail.com

NISHA SARWADE

Electrical Department, V.J.T.I. Matunga,  
Mumbai-19,  
Maharashtra, India

nishasarwade@vjti.org.in

## Abstract:

In this paper a Source and drain over Insulator (SDOI) FinFET structure in which S/D regions insulated from body by buried oxide with undoped underlap and  $\text{Si}_3\text{N}_4$  as dielectric is studied and compared with SDOI FinFET with  $\text{SiO}_2$  as dielectric. An extensive simulation study and analysis of the effect of underlaps on SDOI FinFET has been performed using the TCAD Silvaco (DevEDIT, ATLAS). The simulations have revealed that the SDOI FinFET structures with underlaps and  $\text{Si}_3\text{N}_4$  as dielectric improves short channel effect significantly.

**Keywords**—SDOI (source and drain over Insulator); leakage current; short-channel effects (SCEs); silicon-on-insulator (SOI); DIBL, subthreshold slope  $S$ ; underlap length ( $L_{UN}$ ).

## 1. Introduction

THE miniaturization of the device dimensions has been historically used to improve the performance of bulk CMOS devices. The scaling of MOSFET dimensions has led to increased speed, high drivability, chips with increased functionality, and reduced cost [1], [2]. The era of bulk MOSFET, however, is nearing its end. The continuation of scaling of bulk MOSFET in the nanometer range (<65 nm) has become extremely difficult as the performance of bulk MOSFET is severely degraded by short channel effects (SCEs). The most important SCEs include drain-induced barrier lowering (DIBL), threshold voltage roll off problem, increase in gate leakage current, mobility degradation, etc. When the channel length shrinks, the gate control over the channel reduces due to various SCEs, such as DIBL, charge sharing, and subsurface punch through [3]. In such a scenario, the thin-film silicon-on-insulator (SOI)-based MOSFET looks set to become the next driver for CMOS scaling. SOI technology is capable of providing increased transistor speed, reduced power consumption, low leakage power, near-ideal isolation between devices, significant reduction in parasitic capacitance, and extended scalability. A significant reduction in SCEs and a steeper subthreshold slope are obtained in the thin-film SOI-based MOSFET. SOI has also become a substrate of choice for SOI-BiCMOS technology for efficient realization of system-on-chip[4,5,6]. However, the main problems associated with the SOI technology is self-heating and low breakdown voltage[7].The self heating manifests its effects in terms of degradation in reliability and in the overall performance of the device [8]For reducing self-heating effects, the use of some higher thermal conductivity materials such as amorphous carbon [10] and silicon nitride thin films [9] was proposed to replace the conventional buried oxide (BOX).However, the fabrication of such SOI devices with high thermal conductivity layers needs complicated and costlier wafer bonding techniques, and the fabrication process is not advanced enough so far. The self-heating problems have been considerably reduced by partially insulated

devices such as BOI (Body over insulator) FinFET and SDOI FinFET that uses silicon dioxide as partial BOX [11,12,23]. The substrate offers heat dissipation path, thereby resulting in reduced self-heating while achieving high breakdown voltage. As the scaling is continued to nanoscale regime and equivalent distance between source and drain is decreased, the drain is more tightly coupled to channel region through gate insulator. Hence lateral electric field lines from drain reaches larger distance into the channel causing FIBL (Fringe Induced Barrier lowering) [13,14]. As the channel length of an FET is reduced, the drain potential begins to strongly influence the channel potential, leading to an inability to shut off the channel current with the gate. This closer proximity of drain to the channel give rise to higher SCE in high  $k$  MOS devices especially DIBL and subthreshold current [20]. Hence FET will have to accompanied by undoped underlap for minimizing drain potential over channel potential and thus reducing SCE [15, 17,19]. However, the series resistance (RSD) in the underlap regions is high. Hence,  $I_{ON}$  is degraded [24]. By introducing high- $\kappa$  spacers, the gate-fringe field is enhanced. Thus, RSD can be lowered and  $I_{ON}$  can be increased. In this paper, SDOI FinFET device with underlap and with  $\text{Si}_3\text{N}_4$  ( $k=7.5$ ) as dielectric is simulated using the 3-D device simulator Devedit and Atlas of TCAD Silvaco [22]. An advantage of SDOI FinFET with underlap and  $\text{Si}_3\text{N}_4$  as dielectric serves following the purposes (i) dissipation of heat generated in the device as there is no insulation beneath channel (ii) improving SCEs such as DIBL, leakage current etc (iii) increase in  $I_{ON}$ . This makes further scaling of the device possible. In this device, the BOX is present beneath the channel region. The undoped underlap with  $\text{SiO}_2$  and  $\text{Si}_3\text{N}_4$  spacers have been used. The leakage current analysis of the device has shown that the SDOI FinFET device with underlap and  $\text{Si}_3\text{N}_4$  as dielectric has lower leakage current in comparison with the SDOI FinFET device with underlap and  $\text{SiO}_2$  as dielectric.

This paper is divided into four sections. Section 2 discusses the SDOI FinFET structure which is been constructed in DevEDIT(3D), Silvaco. Section 3 shows the simulation results and discussions have been given. Section 4 gives the conclusion.

## 2. Device structure




Fig1: SDOI FinFET

Fig 1 shows the insulating layer underneath the S/D region. SDOI FinFET with 30 nm gate length, 10 nm fin width and 15 nm fin height is presented. The gate oxide thickness is universally 3 nm. Polysilicon is used as gate contact and Aluminum is used for the other two terminals. In the SDOI FinFET, insulation layer of 10 nm thickness and 20 nm height is introduced underneath the S/D region.

Table1:Device dimensions(nm) and other parameters

<b>Gate Length</b>	<b>30</b>
<b>Fin Height</b>	<b>15</b>
<b>Fin width</b>	<b>10</b>
<b>Gate oxide thickness</b>	<b>3</b>
<b>Buried layer thickness</b>	<b>10</b>
<b>Buried layer height</b>	<b>20</b>
<b>Gate material</b>	<b>polysilicon</b>
<b>S/D concentration</b>	<b>1x10e20/cm3</b>
<b>Channel Concentration</b>	<b>1x10e16/cm3</b>

### 3. Simulation Results

The schematic structure of the device under condition is given in the Fig. 2. In case of the SDOI FinFET , a localized insulator is introduced at the bottom of the source and drain region which provides better heat dissipation path. Complete 3D simulations of the devices were performed using Silvaco DevEDIT (3D), Atlas TCAD software. A self-consistent Schrodinger-Poisson with Bohm Quantum Potential model (BQP) [22] is used for the simulations. The various models used in this study are fldmob, hcte, srh, fermi and bqp. The mobility model fldmob specifies that parallel electric field is used. The conventional drift-diffusion model of charge transport neglects non-local effects, such as velocity overshoot and reduced energy dependent impact ionization. These effects are incorporated in this study by using an energy balance model, which uses a higher order approximation of the Boltzmann Transport Equation. Since recombination effects are important, therefore, the concentration dependent Shockley–Read–Hall model (consrh) and Auger recombination model (auger) are activated in simulations. Similarly, we used Fermi-Dirac statistics for the simulation.

#### 3.1 Short Channel Effects (SCEs)

The silicon fin thickness, gate oxide thickness, BOX thickness, junction depth, and channel length are the important parts of the device from an electrostatic point of view to control threshold voltage roll-off, DIBL, and subthreshold swing. The main SCEs are the threshold voltage roll-off due to charge sharing, the degradation of subthreshold swing(S), and the Drain induced barrier lowering(DIBL). These effects result in an increase in the OFF current ( $I_{OFF}$ ), decrease in threshold voltage ( $V_{th}$ ) and the deterioration of the ON–OFF current ratio ( $I_{ON}/I_{OFF}$ ). Electrostatic integrity relates both DIBL and threshold voltage roll-off SCE and describes the quality of electrostatic control of the channel by the gate.

#### 3.2 Subthreshold Swing(S)

The subthreshold swing indicates how fast a device can react to a changing voltage level. This parameter is very important in gauging the speed of a device. Here, the variation of subthreshold swing of the simulated device against the underlap length is presented in

fig-3. Subthreshold swing is calculated from  $I_D$ - $V_{GS}$  plot by,

$$\text{Subthreshold Swing} = \Delta V_G \text{ (mV)} / \Delta \log I_D \text{ (decades)} \quad (1)$$

Where  $\Delta V_G$  is change in gate voltage,  $\Delta I_D$  is change in drain current.

Subthreshold Swing S is found to be reduced by 5.6% at  $L_{UN} = 10\text{nm}$  when  $\text{Si}_3\text{N}_4$  is used as dielectric as compare to  $\text{SiO}_2$  in SDOI FinFET.




Fig 3: Effect of variation of underlap length on Subthreshold swing(S)

**3.3. Threshold Voltage (Vth)**

The continuation of scaling of bulk MOSFET in the nanometer range (<65 nm) has become extremely difficult as the performance of bulk MOSFET is severely degraded by short channel effects which includes threshold voltage roll off problem. As the underlap length increases control of drain over channel reduces resulting increase in threshold voltage. The variation of threshold voltage (Vth) with a change in underlap length is shown in Fig.4. Threshold voltage is found to be same at L<sub>UN</sub>=10nm when Si<sub>3</sub>N<sub>4</sub> is used as dielectric as compare to SiO<sub>2</sub> in SDOI FinFET. But in both the cases threshold voltage is increases with increase in underlap length. Hence problem of threshold voltage roll off can be resolved by increasing underlap length. The required threshold voltage can be set by changing underlap Length.




Fig4: Effect of underlap in BOI FinFET on threshold voltage (Vth)

**3.4. Leakage Current (I<sub>OFF</sub>)**

The model for the subthreshold drain leakage current (V<sub>GS</sub> = 0) is given by [6], [7], [27]

$$I_{OFF} = \mu C_G (W/L)(m - 1) [k_B T/q]^2 \exp[-qV_T/mK_B T] \quad (3)$$

where m is the ideality factor, which can be expressed as

$$m = 1 + \gamma (C/C_G) \quad (4)$$

Where C<sub>G</sub> is the gate-to-channel capacitance, C represents the Channel-to-bulk capacitance.

Leakage current in the device increases the power dissipation unnecessarily and degrading the device lifetime. It is found that leakage current is found to be reduced by 44% at L<sub>UN</sub>=10nm when Si<sub>3</sub>N<sub>4</sub> is used as dielectric as compare to SiO<sub>2</sub> in SDOI FinFET as shown in fig 5.




Fig5: Effect of variation of underlap length on I<sub>OFF</sub>

### 3.5. DIBL

The fundamental electrical limitation in VLSI will be the spacing of the surface diffusions that form p-n junctions. Reverse bias on one diffused junction creates a field pattern that can lower the potential barrier separating it from an adjacent diffused junction. When this barrier lowering is large enough, the adjacent diffusion behaves as a source, resulting in an unwanted current path. But in SDOI FinFET with increased underlap length DIBL is found to be reduced by 11.43% at  $L_{UN} = 10\text{nm}$  when  $\text{Si}_3\text{N}_4$  is used as dielectric as compare to  $\text{SiO}_2$  in SDOI FinFET as shown in fig- 6.





Fig 6:Effect of variation of underlap length on DIBL


### 3.6. Drain Current (I<sub>ON</sub>)

Drain current  $I_{ON}$  is found to be increased by 34% at  $L_{UN} = 10\text{nm}$  when  $\text{Si}_3\text{N}_4$  is used as dielectric as compare to  $\text{SiO}_2$  in SDOI FinFET.

Fig7: Effect of variation of underlap length on  $I_{ON}$ 

### 3.7 $I_{ON}/I_{OFF}$

The ratio  $I_{ON}/I_{OFF}$  is found to be increased by 76.7% at  $L_{UN}=10\text{nm}$  when  $\text{Si}_3\text{N}_4$  is used as dielectric as compare to  $\text{SiO}_2$  in SDOI FinFET as shown in fig-8.

Fig8: Effect of variation of underlap length on  $I_{ON}/I_{OFF}$ 

## 4. Conclusion

A 3-D simulation of SDOI FinFET device with underlap and spacers of  $\text{SiO}_2$  and  $\text{Si}_3\text{N}_4$  has been performed. The incorporation of underlap with SDOI FinFET device and with  $\text{Si}_3\text{N}_4$  as dielectric has resulted in a significant improvement in SCEs i.e. DIBL reduces by 11.43%, leakage current reduces by 44% and  $I_{ON}/I_{OFF}$  increases by 76.7% when  $\text{Si}_3\text{N}_4$  is used in place of  $\text{SiO}_2$  as spacers. The use of  $\text{Si}_3\text{N}_4$  instead of  $\text{SiO}_2$  increases  $I_{ON}$  by 34%. The reduction in leakage current reduces power dissipation. This avoids heating, increases lifetime and ultimately the reliability of the device.

## REFERENCES

- [1] Leland Chang, YANG-KYU Daewon,,Pushkar Ranade,Shiyong Xiong,,Jeffery Bokor,Chenming Hu,and Tsu-Jaeking, "Extremely Scaled Silicon Nano-CMOS Devices" proceedings of the IEEE Vol.91,No.11,Nov2003
- [2] Edward J. Nowak, Ingo Aller, Thomas Ludwig, Keunwoo Kim, Rajiv V. Joshi, Ching-Te Chuang, Kerry Bernstein, and Ruchir Puri, "Turning Silicon On Its Edge" I IEEE circuits & devices magazine \_ Jan/Feb 2004,pp-20-31
- [3] RONALD R. TROUTMAN , "VLSI Limitations from Drain-induced Barrier Lowering" IEEE Solid -State Circuit Journal of Solid State Circuit Vol-SC-14, No. 2, April 1979 pp-383-390
- [4] Mirko Poljaka, Vladimir Jovanović and Tomislav Suligoj, "Technological constrains of bulk FinFET structure in comparison with SOI FinFET" ISDRS 2007, December 12-14, 2007
- [5] S.L.Partridge, "Silicon-on-insulator technology" IEE Proceedings , Vol. 133, Pt. I, No. 3, JUNE 1986
- [6] K. K. Young, "Short-channel effects in fully depleted SOI MOSFETs," IEEE Trans. Electron Devices, vol. 36, no. 2, pp. 399-402, Feb. 1989.
- [7] M. J. Kumar and A. A. Orouji, "Investigation of a new modified source/ drain for diminished self-heating effects in nanoscale MOSFETs using computer simulation," Phys. E, vol. 33, no. 1, pp. 134-138, Jun. 2006.

- [8] C. Fiegna, Y. Yang, E. Sangiorgi, and A. G. O'Neill, "Analysis of selfheating effects in ultrathin-body SOI MOSFETs by device simulation," *IEEE Trans. Electron Devices*, vol. 55, no. 1, pp. 233–244, Jan. 2008.
- [9] J. Roig, D. Flores, M. Vellvehi, J. Rebollo, and J. Millan, "Reduction of self-heating on SOIM devices," *Microelectron. Reliab.* vol. 42, no. 1, pp. 61–66, Jan. 2002.
- [10] Z. R. Song, Y. H. Yu, C. L. Li, S. C. Zou, F. M. Zhang, and X. Wang, "Tetrahedral amorphous-carbon thin films of silicon-on-insulator application," *Appl. Phys. Lett.*, vol. 80, no. 5, pp. 743–747, Feb. 2002.
- [11] Jia Liu, Zhijiong Luo, Haizhou Yin, Huilong Zhu, Hefei Wang, Feng Yuan, "Low Leakage Bulk Silicon Substrate Based SDOI FINFETs" 978-1-4244-5798-4/10/2010 IEEE
- [12] Sajad A. Loan, S. Qureshi, and S. Sundar Kumar Iyer, "A Novel Partial-Ground-Plane-Based MOSFET on Selective Buried Oxide: 2-D Simulation Study" *IEEE Transactions on Electron Devices* VOL. 57, NO. 3, MARCH 2010, pp 671-680
- [13] [13] Nihar R. Mohapatra, Madhav P. Desai and V. Ramgopal Rao, "Detailed Analysis of FIBL in MOS Transistors with High-K Gate Dielectrics" *Proceedings of the 16th International Conference on VLSI Design (VLSI'03)*
- [14] G.C.-F. Yeap, S. Krishnan and Ming-Ren Lin, "Fringing-induced barrier lowering (FIBL) in sub-100nm MOSFETs with high- $\kappa$  gate dielectrics" *Electronics Letters* 28th May 1998 Vol. 34 No. 11 pp-1150-1152
- [15] Angada B. Sachid, C. R. Manoj, Dinesh K. Sharma, and V. Ramgopal Rao, "Gate Fringe-Induced Barrier Lowering in Underlap FinFET Structures and Its Optimization." *IEEE Electron Device Letters*, Vol. 29, No. 1, January 2008, pp-128-130
- [16] Bing-Yue Tsui and Li-Feng Chin, "A Comprehensive Study on the FIBL of Nanoscale MOSFETs" *IEEE Transaction on Electron Devices* Vol. 51, No. 10, October 2004, pp-1733-1735
- [17] Gaurav Saini, Ashwani K Rana, Pankaj Kr. Pal, Sunil Jadav, "Leakage Behavior of Underlap FinFET Structure: A Simulation Study" *Int'l Conf. on Computer & Communication Technology | ICCCT'10* pp-302-305
- [18] Angada B. Sachid, Roswald Francis, Maryam Shojaei Baghini, Dinesh K. Sharma, Karl-Heinz Bach, Reinhard Mahnkopf, V. Ramgopal Rao, "Sub-20 nm Gate Length FinFET Design: Can High- $\kappa$  Spacers Make a Difference?"
- [19] Vishal Trivedi, Jerry G. Fossum, and Murshed M. Chowdhury, "Nanoscale FinFETs With Gate-Source/Drain Underlap" *IEEE electron Devices*, VOL. 52, NO. 1, JANUARY 2005, pp-56-62
- [20] Nihar R. Mohapatra, Madhav P. Desai, Siva G. Narendra, and V. Ramgopal Rao, "The Effect of High-K Gate Dielectrics on Deep Sub micrometer CMOS Device and Circuit Performance" *IEEE Transaction on Electron Devices*, VOL. 49, NO. 5, MAY 2002, pp-826-831
- [21] Tamara Rudenko, Valeria Kilchytska, Nadine Collaert, S. De Gendt, Rita Rooyackers, Malgorzata Jurczak, and Denis Flandre "Specific Features of the Capacitance and Mobility Behaviors in FinFET Structures" *Proceedings of ESSDERC, Grenoble, France, 2005*, pp-85-88
- [22] Silvaco, *Atlas User's Manual*, chapter 13. California, USA.
- [23] A. Wettstein, *Quantum effects in MOS devices*, Ph.D. thesis, ETH Zurich, 2000.