

0.5-7.5 GHZ LOW-POWER, INDUCTORLESS CURRENT FOLDED MIXER IN 0.18- μ M CMOS FOR BROADBAND APPLICATIONS

¹ZAHRA GHANE FASHTALI, ²MAHROKH MAGHSOODI, ³REZA EBRAHIMI ATANI & ⁴MEHRGAN MAHDAVI

^{1,2}Department of Electrical Engineering, Guilan University, Rasht City, Iran

^{3,4}Department of Computer Engineering, Guilan University, Rasht City, Iran

Email: ¹zahra.ghane1986@gmail.com, ²maghsoodi@guilan.ac.ir, ³rebrahimi@guilan.ac.ir, ⁴mahdavi@guilan.ac.ir

Abstract—A fully differential low-power down-conversion mixer using a TSMC 0.18- μ m CMOS process is presented in this paper. The proposed mixer is based on a folded double-balanced Gilbert cell topology that enhances conversion gain and reduces power dissipation. Though, this mixer is designed for 5.8 GHz ISM band applications, but at 0.5-7.5 GHz, the proposed mixer exhibits a maximum conversion gain of 12dB, maximum IIP3 of -2.5 dBm, maximum input 1-dB compression point of -13 dBm, the minimum DSB noise figure of 9.2 dB and a dc power consumption of 2.52 mW at 1.8 V power supply. Also, this circuit architecture increases port-to-port isolations to above 140 dB. Moreover this mixer is suitable for broadband applications.

Keywords—*braodband; ISM band; CMOS; low-power; folded ; mixer.*

I. INTRODUCTION

The industrial, scientific and medical (ISM) radio bands were originally reserved internationally for the use of RF electromagnetic fields for industrial, scientific and medical purpose other than communications. Current solutions exploit the worldwide license-free 2.4 GHz frequency band. Unfortunately, many applications nearly overcrowd this band such as high-power microwave ovens, cordless phones, Bluetooth and HomeRF applications, WLAN, game pads, etc. As a consequence, significant RF interference is present within the 2.4 GHz band [1]. Recently, wireless LAN system have been developed for the C-band (4 ~ 8 GHz) frequency. Proposals for wireless data system in the C-band range such as 5.8 GHz (wireless LAN for U.S.A) and 5.2 GHz (Hiper LAN for Europe) have been submitted [2]. The license-free 5.8 GHz frequency band provides wider spectrum frequency. Furthermore, investigations showed that 5 GHz applications in narrow surroundings can provide better performance than 2.4 GHz applications as the shorter wave length propagates farther. In addition, 5.8 GHz system nearly always be operated at higher data rates than 2.4 GHz systems in form of bandwidth [3]. There are a few mixers that work in 5.8 GHz frequency, for example a 5.8 GHz low power bulk-driven mixer is proposed in [4], that the supply voltage and the power consumption of this mixer is low well, but the noise figure of this mixer is high relatively. Another mixer with folded structure that operate in 5.8 GHz ISM band is proposed in [5], this mixer shows good performance in the case of conversion gain and noise figure at the expense of high power consumption. A 5.8 GHz mixer using SiGe HBT process is presented in [6] with the drawback of high supply voltage and high power consumption. Recently, a lot of effort has been spent on the development of low-voltage CMOS

RF mixers. In [7], [8] LC tanks are used in the mixer to achieve low-voltage operation, but in CMOS technology, Q-value of the spiral inductor is relatively low, and the inductor occupies a lot of chip space. The transformer based architecture is adopted to reduce the dc power consumption in [9], but the 3-dB bandwidth is quite narrow due to the bandwidth limitation of the transformer. A low-voltage mixer using a folded Gilbert cell topology has been proposed in [10], but the noise figure of this mixer is rather high.

In this paper, a down-conversion CMOS mixer with low supply voltage is presented. In order to decrease the supply voltage and then reduce the power dissipation, folded structure is used to mixer design. Also, this work demonstrated the highest figure-of-merit (FOM) among the CMOS mixers.

The contents of this paper as follows. Section II shows the complete schematic of proposed mixer and working principle of the mixer. Section III is the conversion gain analysis of the mixer. In section IV, simulation results are presented, while the conclusion is presented in section V.

II. FOLDED MIXER CIRCUIT TOPOLOGY

The proposed low-power folded mixer was designed using the TSMC 0.18- μ m CMOS technology. The circuit schematic of the down-conversion mixer is shown in Fig. 1. Compared with the conventional Gilbert cell mixer, the proposed mixer is based on a folded structure. The principle advantage of the proposed mixer is to allow the designer adjust the bias current in the transconductance (RF) stage easily without affecting the switching (LO) stage in contrast with a conventional Gilbert-cell that have a stacked structure. The structure of the driver stage transistor closely resembles that of a simple differential pair amplifier. Input RF current is amplified and fed into the

switching quad network as in conventional Gilbert mixers. Ensuring that only AC current will flow into the switching quad, coupling capacitors C1 and C2 are used, the size of these capacitors will be limited by process restrictions and chip area.

To make mixer loads, we have to choose between resistors, LC circuit or PMOS transistors. The use of LC circuit is not an integrable solution. The use of PMOS transistors as active loads gets higher gain than resistors [11], for equivalent power consumption. Moreover, this will allow even higher gain without using up too much headroom and allows for smaller on chip space requirements as compared to a resistor. On the other hand, the linearity is worse. PMOS active loads in driver stage are implemented such that input RF current will flow up into the switching quad with sufficient gain and that transistors M1 and M2 are properly biased.

Degeneration resistor R_S will provide the overall mixer with improved linearity and stability during temperature fluctuations. Moreover, resistor degeneration was used because the circuit must operate over a broad bandwidth. In this circuit, the degeneration resistor was connected between the two current sink to improve linearity. This topology also helps headroom because there is no voltage drop across the degeneration resistor. The switching quad comprises of NMOS transistors M3, M4, M5 and M6, these transistors will oscillate (between ON and OFF states) according to the input frequency of the LO. PMOS active load also used in switching stages to convert mixed signal current into output IF voltage. The RF and LO signals are differential injected to the mixer so the IF output signal is fully differential.





Fig. 1. Schematic of the proposed mixer.

III. CONVERSION GAIN AND PERFORMANCE ANALYSIS

According to the small signal equivalent circuit of the left hand branch, in one phase of the local



oscillator when M3 is ON and M4 is OFF is shown in Fig. 2.

Fig. 2. Simplified small signal equivalent circuit of the left hand branch in one phase of the LO.

An approximation of the mixer gain is as follows

$$G_m = \frac{r_{o7} r_{o9}}{R_S + r_{o7} + r_{o9}} \quad (1)$$

In the above expression, R_S is the source degeneration resistance that inserted to improve the linearity of the mixer. r_{o7} and r_{o9} are the output resistance of the PMOS active loads for the transconductance and switching stages, respectively. These transistors are biased in saturation region well to enhance the gain operation of the mixer.

This approximation is valid if the switching stage transistors are considered to act as perfect switches. In proposed mixer, the transconductance stage transistors are biased in strong-inversion region to achieve good gain and linearity, the switching transistors are biased in weak-inversion region to reduce power consumption, and the PMOS active loads are biased in saturation to increase the conversion gain, because $r_{o-active}$ is greater than $r_{o-linear}$.

The NMOS device sizes of the driver stage (M1-M2) are 55 μm. The PMOS transistors (M7-M8) of the driver stage with a total gate width of 3 μm are biased in saturation region as load resistors. The NMOS device sizes of the switching stage (M3-M6) are 23 μm, and the PMOS load transistors (M9-M10) sizes biased in saturation region, are 1.2 μm. The bypass capacitor is responsible for coupling the RF signal between two branches. The value of these capacitors are 2 pF. For this design, the optimal bias current of the driver stage is 1 mA, and the bias current of the switching stage to keep this stage in weak-inversion region is only 0.4 mA.


A summary of chosen parameters and mixer operating conditions is shown in Table I.

TABLE I . SUMMARY OF MIXER PERFORMANCE

RF Input Frequency	5.8 GHz
RF Input Power	-30 dBm
LO Input Frequency	5.7 GHz
LO Input Power	0 dBm
IF Output Frequency	100 MHz
Conversion Gain	10.5 dB
1 dB Compression Point	-17 dBm
IIP3	-2.5dBm
DSB NF	11 dB
Dc Power Consumption	2.52mW
Supply Voltage (V _{DD})	1.8 V

IV. SIMULATION RESULTS

The down-conversion mixer is designed with TSMC 0.18-μm CMOS process. The RF input power and LO input power are -30 dBm and 0 dBm, respectively for maximum conversion gain, and the IF output frequency is 100 MHz. At RF frequency of 5.8 GHz the simulated maximum conversion gain is 10.5dB. The simulated third-order intermodulation of the mixer in 5.8 GHz are plotted in Fig. 3, which features an input IP3 (IIP3) of -2.5dBm. The simulated input 1-dB compression point (IP_{1dB}) is



about -17 dBm in 5.8 GHz, as shown in Fig. 4.

Fig.3.IIP3 of the proposed mixer in 5.8 GHz RF frequency.




Fig.4.IP1dB of the proposed mixer in 5.8 GHzRF frequency

The double-sideband (DSB) noise figure of the mixer with LO power sweep is shown in Fig. 5, that shown a 11dB, DSB NF at 0 dBm LO power and The double-sideband (DSB) noise figure against RF frequency from 0.5 GHz to 8 GHz are plotted in Fig. 6 where the IF frequency is fixed at 100 MHz, as can be seen from the figure, in 5.8 GHz RF frequency the DSB NF is 10.94dB. Thus, SSB NF is a about 13.94 dB in this frequency.





Fig.5.DSB NF against LO power.

The conversion gain against LO power is plotted in Fig. 7, which shows a conversion gain of 10.2 dB in 0 dBm LO power. The simulated conversion gain versus RF frequency from 0.5 GHz to 9 GHz is plotted in Fig. 8. As can be seen, the conversion gain from 0.5 to 7.5 GHz RF frequency is greater than 8 dB, in fact, the 3-dB RF bandwidth is about 7 GHz. Thus, the proposed mixer is very suitable for broadband applications. Mixer port-to-port (RF to IF, LO to IF and LO to RF) isolations are simulated and shown in Fig. 9. Isolations of more than 140 dB were achieved.




Fig. 7. Conversion gain against LO power.




Fig. 8. Conversion gain against RF frequency.




Fig. 9. Port-to-port isolations.

As can be seen, isolations are very good, that due to structure which is adopted to mixer design. The optimum DC supply voltage (V_{DD}) is 1.8 V with a total drain current of 1.4 mA, thus the mixer core dc power is 2.52 mW. However, this work is designed for 5.8 GHz ISM band applications, as can be seen from Fig. 8 the presented mixer is suitable for broadband applications.

In order to evaluate the performance of the proposed folded mixer, the performance summaries of the previously reported CMOS mixers and this work are summarized in Table II. The mixer's figure of merit (FOM) can be expressed as [12]

$$(2)$$

where f_{RF} is the RF frequency in Hz, CG and NF represent the conversion gain and noise figure in dB, respectively. $IIP3$ is the input referred third order intercept point in dBm, and P_{diss} is the power consumption in Watts. As can be seen, this work

demonstrated the highest FOM of 218.5 among all the 0.18 μ CMOS circuits.

V. CONCLUSION

A CMOS down-conversion folded mixer has been presented. Which can operate at a 1.8-V supply voltage in a TSMC 0.18- μ m CMOS technology. Folded structure is used to decrease supply voltage and power consumption. The 3-dB RF bandwidth of the proposed mixer is greater than 7 GHz with a IF frequency of 100 MHz. Though, this circuit is designed for 5.8 GHz ISM band applications also suitable for broadband applications. The dc power consumption of the mixer core is 2.52 mW and this mixer can achieve the good port-to-port isolations among the CMOS mixers.

TABLE II. COMPARISON OF PREVIOUSLY REPORTED MIXERS AND THIS WORK

Ref.	[4]	[5]	[9]	[10]	This work
CMOS Process (μ m)	0.18	0.18	0.13	0.18	0.18
RF freq. (GHz)	5.8	5.8	2.1-3	3.5-10	0.5-7.5
SSB NF (dB)	28	8.5	14.8	21	12.2
Gain (dB)	3.4	17	5.4	5	12
IIP3 (dBm)	11	-6	-2.8	-2.52	-2.5
P_{diss} (mW)	1	18	1.6	8	2.52
V_{DD} (V)	1	1.8	0.6	1.8	1.8
F.O.M (dB)	212	215	204	197.3	218.5

REFERENCES

- [1] B. Alexander, and F. Smith, "WiFi (IEEE802.11b) and 2.4 GHz Wireless Telephone System", White Paper, Cisco System., May 2001.
- [2] U. Lott, "Low DC power monolithic low noise amplifier for wireless application at 5 GHz," IEEE Microwave and Millimeter-Wave Monolithic Circuits Symposium, 1998, pp. 81-84.
- [3] J. Geiger, "802.11a/b Site Survey: A Testimonial", <http://www.wi-fiplanet.com/columns/article.php/1479831>, December 2004.
- [4] D. Van Vorst and S. Mirabbasi, "Low-power 1V 5.8 GHz bulk-driven mixer with on-chip balun in 0.18 μ m CMOS," IEEE Radio Frequency Integrated Circuit Symposium, June 2008, pp.197-200.
- [5] M. Krcmar, V. Subramanian, M. J. Deen, and G. Boeck, "High gain low noise folded CMOS mixer," IEEE 1st European Wireless Technology Conference, Oct 2008, pp. 13-16.
- [6] S. H. Lee, & Oth., "A 5.8 GHz mixer using SiGe HBT process," IEEE 3rd European Microwave Conference, 2003, pp.403-406.
- [7] H. Qi, C. Jun-niang, M. Jian, and P. Hao, "A 1.2 V high performance mixer for 5.8 GHz WLAN application," IEEE, 2007, pp. 700-702.
- [8] C. C. Tang, W. S. Lu, L. D. Van, and W. S. Feng, "A 2.4-GHz CMOS down-conversion doubly balanced mixer with low supply voltage," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), May 2001, vol. 4, pp 794-797.

- [9] C. Hermann, M. Tiebout, and H. Klar, "A 0.6-V 1.6-mW trans-former-based 2.5-GHz downconversion mixer with +5.4-dB gain and -2.8 dBm IIP3 in 0.13- μ m CMOS," *IEEE Trans. Microw. TheoryTech*, vol. 53, no. 2, pp. 488–495, Feb. 2005.
- [10] S. Samadhiya, and R. Khatri, "Design and Analysis of Low-power, Low-voltage 3.5-10 GHz Folded Gilbert cell Mixer for UWB Application," in *IEEE International Conference on Multimedia, Signal Processing and Communication Technologies*, pp. 204–207, 2011.
- [11] Vincent Geffroy "RF mixers using standard digital CMOS 0.35 μ m process: IMS2001/RFIC2001 Technical Sessions, May 2001.
- [12] M. J. Deen, R. Murji, N. J. Afferali, and W. N. Gan, "Low-power CMOS integrated circuits for radio frequency applications," *IEE Proceedings Circuits, Devices, and Systems*, vol. 152, no. 5, pp. 509–522, Oct. 2005.

